ABSTRACT. III-V compound semiconductors offers a path to continue Moore's law due to the excellent electron transport properties. One major challenge, integrating III-Vs on Si, can be addressed by using vapor-liquid-solid grown vertical nanowires. InAs is an attractive material due to its superior mobility, although InAs MOSFETs typically suffer from band-to-band tunneling caused by its narrow band-gap, which increases the off-current and therefore the power consumption. In this work, we present vertical heterostructure InAs/InGaAs nanowire MOSFETs with low off-currents provided by the wider band-gap material on the drain side suppressing bandto-band tunneling. We demonstrate vertical III-V MOSFETs achieving off-current below 1 nA/µm while still maintaining on-performance comparable to InAs MOSFETs, therefore this approach opens a path to address not only high-performance applications but also Internet-of-Thigs applications that require low off-state current levels. InGaAs segment (from InAs to In0.7Ga0.3As), and 300 nm highly n-doped In0.7Ga0.3As, which also overgrew the undoped region forming a core-shell heterostructure. The analysis of the structure is shown in figure 1 . The diameter of the core is a few nanometers larger than the gold particle diameter and the shell thickness is approximately 10 nm.
while still maintaining on-performance comparable to InAs MOSFETs, therefore this approach opens a path to address not only high-performance applications but also Internet-of-Thigs applications that require low off-state current levels.
Vertical vapor-liquid-solid (VLS) grown nanowires offer an interesting option for future electrical and optical devices, as the vertical growth direction allows a high degree of freedom in material selection. Thin nanowires can relax stress originating from lattice mismatch by lateral expansion, therefore high quality axial heterostructures as well as nanowires integrated on different substrates can be grown [1] [2] [3] [4] . One major driving force for the development has been the possibility to integrate high mobility and direct band gap III-V materials on Si 1, 4, 5 . Axial heterostructures further offer the possibility for band gap engineering, which allows for design of advanced metal-oxidesemiconductor field-effect transistors (MOSFETs) 6, 7 and tunnel field-effect transistors (TFETs) [8] [9] [10] , where for instance the tunneling current can be controlled by proper band gap engineering.
III-V MOSFETs integrated on Si substrates, such as InAs and InGaAs, are considered to extend
Moore's law, as they offer the possibility to decrease the supply voltage and therefore power consumption, while still operating with a high performance 11, 12 . Continuous scaling of the gate length has led to an increase in the off-state power consumption due to leakage and, unfortunately, the problem is even worse for narrow bandgap III-V MOSFETs, which have relatively large off-currents due to band-to-band tunneling and impact ionization. The established way of comparing different digital technologies is to define the on-current (Ion) at a fixed offcurrent (Ioff). III-V MOSFETs normally reach only the high performance limit (Ioff = 100 nA/µm) due to leakage associated with the narrow band gap. Recently, planar MOSFETs with a wider band-gap material on the drain side have demonstrated to decrease the output conductance, increase the breakdown voltage, and suppress the tunneling off-state leakage current to reach the standard performance limit (Ioff = 1 nA/µm) 6, 7 .
In this paper, growth, material characterization, processing, and device measurements of vertical InAs / In0.7Ga0.3As nanowire MOSFET integrated on Si are presented. The wider band gap material, inserted as a segment on the drain side, together with the drain contact being electrically isolated from the substrate allows a decrease in the off-state leakage, while still maintaining the excellent transistor properties provided by the InAs channel. With the removal of the substrate leakage component, all of the drain current passes through the nanowire and it is therefore well controlled due to the excellent electrostatics provided by the gate-all-around (GAA) structure. We Si have been demonstrated before with good electrical performance 13 . The nanowires were grown by MOVPE using electron beam lithography defined (EBL) gold particles in VLS growth mode (detailed description in methods). Three different diameters of EBL defined gold particles, segment with 100 nm unintentionally doped InAs, a 50-nm-long unintentionally doped graded InGaAs segment (from InAs to In0.7Ga0.3As), and 300 nm highly n-doped In0.7Ga0.3As, which also overgrew the undoped region forming a core-shell heterostructure. The analysis of the structure is shown in figure 1 . The diameter of the core is a few nanometers larger than the gold particle diameter and the shell thickness is approximately 10 nm.
A scanning electron micrograph image, a transmission electron micrograph image, and a composition analysis of the nanowire are shown in figure 1 . Typically, nanowires grown under these conditions have a wurtzite crystal structure, however the transition from InAs to InGaAs causes the formation of a short, approximately 10 nm long, zincblende segment at the InAs/InGaAs junction, which could be due to a variation in gold particle size induced by the Ga introduction 14 . Another clearly visible property, is the large number of stacking faults in the doped InGaAs segment, which could lead to a mobility degradation. A schematic illustration of the transistor structure together with the false-color SEM image of a vertical nanowire are shown in figure 2 . The transistor has a 50-nm-thick SiO2 first spacer, a 5-nm-thick Al2O3/HfO2 bilayer gate oxide, and a 60-nm-thick W gate. The transistor processing followed the recently developed gate-last process 15 , where the gate is self-aligned to the source and drain regions, by a W top-metal and a doped shell at the bottom, as shown in figure 2 (detailed process description in methods). This alignment allows removal of the ungated regions, in which the transport would greatly increase the parasitic source and drain resistance and therefore decrease the transistor performance. Furthermore, to improve the transistor electrostatics, the doped shell is removed from the channel region and the channel diameter is decreased to form a recess gate. Further, the data shows a VT shift as a function of temperature, which can be explained by possible charge trapping either at the high-k interface or within the oxide. Similar effect is also detected in other III-V MOSFETs from our lab 22 .
The output characteristics in figure 4b shows the off-state leakage current measured for different drain biases at VGS = -0.5 V. To correlate the transport with the InGaAs band gap, the measured data is analyzed by fitting the data, using the least square method, to a formula describing tunneling through a triangular barrier where A is the cross-sectional area, the band gap, * the reduced effective mass, and λ is fitting parameter describing tunneling length. The leakage current at 240 K (red line in figure 4c) was first fitted to define λ, which describe the tunneling length and therefore the electric field. In order to describe the transport processes, the model was modified by adding a temperature dependent function ( ) = ( ) , where x(T) describes the temperature dependent hole escape rate related to the recombination and injection process at the source side. This is a simple modification to the model that describes the phenomena and provides a better matching.
However, a more sophisticated model is needed in order to in detail describe the origin of the hole escape. The leakage current was fitted to the current equation
Using this approach, the determined band gap follows the reported band gap for InGaAs reasonably well in the temperature range from 160 to 240 K. The leakage current seems thus to be mainly dependent on tunneling below room temperature, although at room temperature it seems necessary to include a current component related to thermionic emission to fully describe the transport. A 50-nm-thick SiO2 bottom spacer was deposited by plasma enhanced ALD. To remove SiO2 from the sidewalls, thin S1813 resist mask was deposited and SiO2 was etched by 1-100 HF. The bottom part of the nanowire was covered by the SiO2 spacer and the top part by top-metal, therefore the gate region was locally etched forming a recess gate. In this particular case, the highly doped shell at the gate region was locally etched by digital etching, in other words repeatedly oxidizing the nanowire surface in O3 and removing the oxide by HCl until the highly doped shell was removed. Based on our growth studies, the core diameter is a couple of nanometers larger than the gold particle diameter, therefore the nanowire diameter was inspected between the digital etching by SEM and the digital etching was stopped, when the diameter was less or same as the gold particle diameter. Next, 1 nm Al2O3 and 4 nm HfO2 ALD high-k gate oxide was deposited and followed by sputtering of 60-nm-thick W gate metal. The device process was finished by defining a 300-nm-thick S1813 top spacer and contacts to the terminals. The final metal layer consists of 15 nm Ni, 30 nm W, and 180 nm Au.
